

Homework #11: Dynamic logic
ECEn 451
Dr. David A. Penry

In all of these problems, when the book says λ , assume that they mean a multiplier of the unit transistor width (since, after all, if it meant the process lambda, you'd have to know the design rules to figure out the unit transistor width!) Thus the unit inverter presents 3λ of transistor width and therefore $3C$ capacitance.

1. Problem 9.27. Assume a drive strength of 1 when sizing the gates
2. Problem 9.35. The book is being a bit odd here when it says λ because you don't know what λ is since you don't know the process and its design rules. Assume that the unit **inverter** presents 9λ of transistor width of input capacitance. Then the capacitance of 1λ of transistor width is $C/3$.
3. Problem 9.36.
4. Problem 9.39 a, b, and c. However, use normal domino logic for part c instead of dual-rail domino.